

**What Is Claimed Is:**

- 1           1.       An apparatus that selectively multiplexes a plurality of signal lines  
2 through an I/O pin on a semiconductor chip, comprising:  
3           the semiconductor chip;  
4           the I/O pin on the semiconductor chip, for coupling a signal line within the  
5 semiconductor chip to a signal line outside of the semiconductor chip;  
6           a transmitting circuit that is configured to selectively multiplex the  
7 plurality of signal lines onto the I/O pin;  
8           a receiving circuit that is configured to receive multiplexed data from the  
9 I/O pin, and to reverse the multiplexing so that values originally from the  
10 multiplexed signal lines are separated into distinct signals in the receiving circuit;  
11          wherein the transmitting circuit and the receiving circuit are driven by a  
12 common clock signal coupled to both the transmitting circuit and the receiving  
13 circuit; and  
14          an initialization circuit, coupled to the transmitting circuit and the  
15 receiving circuit, that selectively configures the transmitting circuit and the  
16 receiving circuit to multiplex at least one of the plurality of signal lines through  
17 the I/O pin.
- 1           2.       The apparatus of claim 1, further comprising a synchronizing  
2 circuit, coupled to the transmitting circuit and the receiving circuit that  
3 synchronizes the transmitting circuit and the receiving circuit by simultaneously  
4 sending a reset signal to both the transmitting circuit and the receiving circuit.

1           3.       The apparatus of claim 1, wherein the transmitting circuit is  
2 located on the semiconductor chip and the receiving circuit is located off of the  
3 semiconductor chip.

1           4.       The apparatus of claim 1, wherein the receiving circuit is located  
2 on the semiconductor chip and the transmitting circuit is located off of the  
3 semiconductor chip.

1           5.       The apparatus of claim 1, wherein the semiconductor chip is a core  
2 logic chip that couples together a processor, a memory and a peripheral bus in a  
3 computer system.

1           6.       The apparatus of claim 1, wherein the initialization circuit  
2 communicates information identifying the selected signal lines to both the  
3 transmitting circuit and the receiving circuit.

1           7.       The apparatus of claim 1, wherein the initialization circuit is  
2 located on the semiconductor chip.

1           8.       The apparatus of claim 1, wherein the initialization circuit is  
2 located externally to the semiconductor chip.

1           9.       The apparatus of claim 1, wherein the I/O pin is bi-directional, and  
2 further comprising a second transmitting circuit and a second receiving circuit for  
3 communicating through the I/O pin in a reverse direction.

1           10.    The apparatus of claim 1, wherein the initialization circuit is  
2 configured to initialize the transmitting circuit and the receiving circuit during a  
3 computer system boot up operation.

1           11.    The apparatus of claim 1, wherein the receiving circuit includes:  
2 a plurality of memory elements coupled to the I/O pin for storing data  
3 values received from the I/O pin; and  
4 a control circuit that selectively enables the plurality of memory elements  
5 so as to record data values from signal lines in corresponding memory elements.

1           12.    The apparatus of claim 1, wherein the transmitting circuit includes:  
2 a multiplexer for multiplexing the plurality of signal lines onto the I/O pin;  
3 and  
4 a control circuit that controls the multiplexer so that the at least one of the  
5 plurality of signal lines is multiplexed onto the I/O pin.

1           13.    An apparatus that selectively multiplexes a plurality of signal lines  
2 through an I/O pin on a semiconductor chip, wherein the semiconductor chip is a  
3 core logic chip that couples together a processor, a memory and a peripheral bus  
4 in a computer system, the apparatus comprising:  
5 the semiconductor chip;  
6 the I/O pin on the semiconductor chip, for coupling a signal line within the  
7 semiconductor chip to a signal line outside of the semiconductor chip;  
8 a transmitting circuit that is configured to selectively multiplex the  
9 plurality of signal lines onto the I/O pin;

10 a receiving circuit that is configured to receive multiplexed data from the  
11 I/O pin, and to reverse the multiplexing so the multiplexed data is separated into  
12 distinct signals in the receiving circuit;  
13 wherein the transmitting circuit and the receiving circuit are driven by a  
14 common clock signal coupled to both the transmitting circuit and the receiving  
15 circuit;  
16 an initialization circuit, coupled to the transmitting circuit and the  
17 receiving circuit, that selectively configures the transmitting circuit and the  
18 receiving circuit to multiplex at least one selected signal line from the plurality of  
19 signal lines through the I/O pin;  
20 wherein the initialization circuit communicates information identifying the  
21 at least one selected signal line to both the transmitting circuit and the receiving  
22 circuit;  
23 wherein the initialization circuit is configured to initialize the transmitting  
24 circuit and the receiving circuit during a computer system boot up operation; and  
25 a synchronizing circuit, coupled to the transmitting circuit and the  
26 receiving circuit, that synchronizes the transmitting circuit and the receiving  
27 circuit by simultaneously sending a reset signal to both the transmitting circuit and  
28 the receiving circuit.

1 14. The apparatus of claim 13, wherein the receiving circuit includes:  
2 a plurality of memory elements coupled to the I/O pin for storing data  
3 values received from the I/O pin; and  
4 a control circuit that selectively enables the plurality of memory elements  
5 so as to record data values from the at least one selected signal line into  
6 corresponding memory elements.

1           15.     The apparatus of claim 13, wherein the transmitting circuit  
2 includes:  
3           a multiplexer for multiplexing the plurality of signal lines onto the I/O pin;  
4 and  
5           a control circuit that controls the multiplexer so that the at least one  
6 selected signal line is multiplexed onto the I/O pin.

1           16.     The apparatus of claim 13, wherein the receiving circuit is located  
2 on the semiconductor chip and the transmitting circuit is located off of the  
3 semiconductor chip.

1           17.     The apparatus of claim 13, wherein the initialization circuit is  
2 located on the semiconductor chip.

1           18.     The apparatus of claim 13, wherein the initialization circuit is  
2 located externally to the semiconductor chip.

1           19.     An computer system that selectively multiplexes a plurality of  
2 signal lines through an I/O pin, comprising:  
3           a processor;  
4           a memory;  
5           a semiconductor chip within the computer system containing circuitry for  
6 performing computer system operations;  
7           the I/O pin on the semiconductor chip, for coupling a signal line within the  
8 semiconductor chip to a signal line outside of the semiconductor chip;  
9           a transmitting circuit that is configured to selectively multiplex the  
10 plurality of signal lines onto the I/O pin;

1           a receiving circuit that is configured to receive multiplexed data from the  
2 I/O pin, and to reverse the multiplexing so that values originally from the  
3 multiplexed signal lines are separated into distinct signals in the receiving circuit;  
4           wherein the transmitting circuit and the receiving circuit are driven by a  
5 common clock signal coupled to both the transmitting circuit and the receiving  
6 circuit; and  
7           an initialization circuit, coupled to the transmitting circuit and the  
8 receiving circuit, that selectively configures the transmitting circuit and the  
9 receiving circuit to multiplex at least one of the plurality of signal lines through  
10 the I/O pin.

1           20.    The computer system of claim 19, wherein the receiving circuit  
2 includes:  
3           a plurality of memory elements coupled to the I/O pin for storing data  
4 values received from the I/O pin; and  
5           a control circuit that selectively enables the plurality of memory elements  
6 so as to record data values from the at least one selected signal line into  
7 corresponding memory elements.

1           21.    The computer system of claim 19, wherein the transmitting circuit  
2 includes:  
3           a multiplexer for multiplexing the plurality of signal lines onto the I/O pin;  
4 and  
5           a control circuit that controls the multiplexer so that the at least one  
6 selected signal line is multiplexed onto the I/O pin.